The capacitancevoltage measurements were applied for characterization of the semiconductor/dielectric interface of GaN MOS capacitors with SiO2 and HfO2/SiO2 gate stacks. From the Terman method low density of interface traps (Dit ≈ 10 11 eV −1 cm −2 ) at SiO2/GaN interface was calculated for as-deposited samples. Samples with HfO2/SiO2 gate stacks have higher density of interface traps as well as higher density of mobile charge and eective charge in the dielectric layers. High quality of SiO2/GaN interface shows applicability of SiO2 as a gate dielectric in GaN MOSFET transistors.
quirements [1] . GaN-based eld eect transistors appear to be promising for application in high-temperature and high-power electronic devices due to high electron mobility and velocity as well as high critical electric eld of gallium nitride. Currently, high electron mobility transistors (HEMTs) with superior characteristics have been developed [2] . Most of recently fabricated GaN-based HEMTs belong to a group of depletion-mode devices [3] .
Enhancement mode operation is necessary for application of GaN-based devices in digital circuits and reduction of complexity of analog circuits. Several techniques have been developed to produce enhancement mode devices e.g. uorine ions shallow implantation using plasma (such as CF 4 ) [4] or introduction of recessed-gate structure [5] in InAlN, AlN or AlGaN barrier layer. However, many of the reported threshold voltage (V th ) values are unacceptably low [6] . These values are insucient to avoid malfunctions. Metal-oxide semiconductor eld eect transistor (MOSFET) structure is required for achieving higher V th value. Moreover, conventional
HEMTs suer from power losses due to high leakage current through the Schottky gate. * corresponding author; e-mail: ataube@ite.waw.pl
Most of GaN MOSFETs belong to the lateral devices [7, 8] , however rst vertical devices were also demonstrated [9, 10] . This is due to the lack of availability of good quality single crystal gallium nitride substrates.
Lateral devices are mostly fabricated on GaN/sapphire substrates [7] . Compared with the silicon carbide MOS-FET, gallium nitride transistors have a much better interface between the semiconductor and dielectric, and the devices with carrier mobility in the channel above 100 cm 2 /(V s) was demonstrated [11] . In these devices PECVD SiO 2 was used as a gate dielectric, and it was shown that high temperature annealing in nitrogen ambient greatly reduces interface states density [12] .
However silicon oxide has low dielectric constant (ε r = 3.9), which causes that 2.5 times higher electric eld can be induced in the oxide than in the GaN. This may cause serious reliability problems, especially in vertical power MOSFETs [10, 13] . To overcome these problems high-κ dielectrics or double dielectrics stacks e.g. high-κ/SiO 2 should be used instead of SiO 2 . The second approach was applied successfully in silicon carbide MOS devices [13, 14] . In this paper we present the properties of SiO 2 and HfO 2 /SiO 2 gate stacks on gallium nitride inferred from capacitancevoltage measurements. annealing CV characteristics were shifted towards negative voltages, which indicates increase of positive eective charge density in SiO 2 layer. Eective charge can be calculated using the following formula [15] :
where C ox is oxide capacitance, V FB is atband voltage and φ ms is work function dierence between gate metal and semiconductor. In case of HfO 2 /SiO 2 gate stacks ( Table. Minimum density of eective charge and minimum hysteresis width for both type of structures, are obtained for samples annealed in 900
• C and as-deposited samples, respectively.
Capacitance of MIS structure in accumulation regime is equal to C ox . From this eective dielectric constant κ could be calculated. Assuming that SiO 2 dielectric constant is equal to 3.9, hafnium oxide dielectric constant was estimated to be about 15, which is comparable with results reported in literature [16] .
Terman method was applied to calculate the interface state density by tting the experimental curves at room temperature with theoretical ones [17] . The interface state density is plotted in Fig. 3 
